

10/726,326

**REMARKS**

Claims 1, 2, 4-9, 11-14, and 29-33 are all the claims pending in the application. Claims 3 and 10 are incorporated into claims 1 and 8, respectively, and are canceled and claims 15-28 have been canceled pursuant to a previous restriction requirement. Claims 1 and 8 stand rejected upon informalities. Claims 1-14 stand rejected on prior art grounds. Applicants respectfully traverse these rejections based on the following discussion.

**I. The Prior Art Rejections**

Claims 1, 6-8, and 13-14 stand rejected under 35 U.S.C. §102(b) as being anticipated by Dawson et al. (5,963,803), hereinafter "Dawson." Claims 1-2, 4-9, and 11-14 stand rejected under 35 U.S.C. §102(e) as anticipated by Hellig et al., hereinafter "Hellig" (6,696,334). Previous claims 3 and 10 (which have been incorporated into independent claims 1 and 8) are rejected under 35 U.S.C. 103(a) as being unpatentable over Dawson, and Sakurai et al., hereinafter "Sakurai" (2001/0052648) and separately over Hellig and Sakurai. Applicants respectfully traverse these rejections based on the following discussion.

**A. The Rejection Based on Dawson**

Applicants respectfully submit that none of the prior art of record teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said second-type transistors" as defined by independent claims 1 and 8. With the invention, a space is formed under the spacer (by pulling back the oxide liner horizontally towards gate poly). Silicide is formed on the silicon in this opening (marked as silicide extension). Because the silicide is formed in a narrow vertical spacing, its thickness is thinner than normally formed silicide and is self-limited to the opening. Silicide has to be thin to prevent punch through (a short or high leakage between silicide and channel). The oxide liner under the silicon nitride spacer has

10/726,326

different thicknesses so the amount of pullback (or undercut) is different between the different types of transistors.

Such is not the case with Dawson which utilizes consistently sized silicide on the transistors. More specifically, Dawson only briefly mentions generalized silicide processing in the paragraph appearing in column 8, line 58-column 9, and line 9. Dawson does not provide any indication that different types of transistors will receive different sized silicide regions.

The claimed invention forms a shallow silicide in the PFET extension to again reduce extension resistance. This is achieved by forming a recess in the TEOS layer under the PFET gate sidewall spacer. For example, some cobalt can be sputtered into the recess to form a very shallow silicide. As a result of the relatively fast boron diffusion, the extension of the PFET is relatively deeper and the formation of the shallow silicide in the PFET extension will not increase leakage. The size of the recess is modulated by the oxide thickness under the spacer nitride. The thicker the oxide, the larger the recess will be. A thicker oxide is formed under the PFET spacers than that under NFETs, hence a larger recess and larger silicide is formed for the PFETs. Therefore, the silicide region under the PFET devices is longer and closer to the gate conductor than the silicide region under the NFET devices (see paragraph 25 of the application).

Therefore, Applicants submit that Dawson does not teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said second-type transistors" as defined by independent claims 1 and 8. Thus, it is Applicants position that independent claims 1 and 8 are patentable over Dawson. Further, dependent claims 6, 7, 13, and 14 are similarly patentable, not only because they depend from a patentable independent claim, but also because of the additional features of the invention they define. In view of the foregoing, the Examiner is respectfully requested to reconsider and withdrawn this rejection.

#### **B. The Rejection Based on Hellig**

Applicants respectfully submit that none of the prior art of record teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said

10/726,326

second-type transistors" as defined by independent claims 1 and 8. As mentioned above, with the invention, a space is formed under the spacer (by pulling back the oxide liner horizontally towards gate poly). Silicide is formed on the silicon in this opening (marked as silicide extension). Because the silicide is formed in a narrow vertical spacing, its thickness is thinner than normally formed silicide and is self-limited to the opening. Silicide has to be thin to prevent punch through (a short or high leakage between silicide and channel). The oxide liner under the silicon nitride spacer has different thicknesses so the amount of pullback (or undercut) is different between the different types of transistors.

Such is not the case with Hellig which utilizes consistently sized silicide on the transistors. More specifically, Hellig only briefly mentions generalized silicide processing in the paragraph appearing in column 1, lines 13-30. Hellig does not provide any indication that different types of transistors will receive different sized silicide regions.

The claimed invention forms a shallow silicide in the PFET extension to again reduce extension resistance. This is achieved by forming a recess in the TEOS layer under the PFET gate sidewall spacer. For example, some cobalt can be sputtered into the recess to form a very shallow silicide. As a result of the relatively fast boron diffusion, the extension of the PFET is relatively deeper and the formation of the shallow silicide in the PFET extension will not increase leakage. The size of the recess is modulated by the oxide thickness under the spacer nitride. The thicker the oxide, the larger the recess will be. A thicker oxide is formed under the PFET spacers than that under NFETs, hence a larger recess and larger silicide is formed for the PFETs. Therefore, the silicide region under the PFET devices is longer and closer to the gate conductor than the silicide region under the NFET devices (see paragraph 25 of the application).

Therefore, Applicants submit that Hellig does not teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said second-type transistors" as defined by independent claims 1 and 8. Thus, it is Applicants position that independent claims 1 and 8 are patentable over Hellig. Further, dependent claims 2, 4-7, 9, and 11-14 are similarly patentable, not only because they depend from a patentable independent claim, but also because of the additional features of the invention they define. In view of the

10/726,326

foregoing, the Examiner is respectfully requested to reconsider and withdrawn this rejection.

**C. The Rejection Based on Dawson and Sakurai**

Sakurai does not cure the deficiencies of Dawson discussed above in part because Sakurai does not disclose "silicide regions between portions of said sidewall spacers and said substrate" as defined by independent claims 1 and 8. Using Figure 16 of Sakurai as illustrative, silicide regions 7a and 7b are formed at the bottom of contacts 13 and are not formed between the sidewall spacers 9 and the substrate 2. Silicide regions 107b are also not formed below the spacers 9 as explained in paragraph 86 of Sakurai. More specifically, paragraph 86 of Sakurai explains that the silicide layer 107b is formed on the whole surface of the heavily doped diffusion region 4b which is not covered with side wall insulating layer 9 and isolating oxide film 3. Thus, in Sakurai, the silicide regions 107b form on areas outside those protected by the spacers 9 and are not formed below the spacers and between portions of the sidewall spacers and substrate as defined by independent claims 1 and 8. Therefore, the fact that Sakurai uses silicide regions 107b for one transistor and does not utilize such silicide regions for another transistor is irrelevant to the claimed invention, as the claimed invention is referring to different silicide regions and more particularly to silicide regions that are between portions of the sidewall spacers and the substrate.

Therefore, even if one ordinarily skilled in the art had combined Dawson with Sakurai as suggest in the Office Action, the proposed combination would not teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said second-type transistors" as defined by independent claims 1 and 8 especially since the silicide regions comprise "regions between portions of said sidewall spacers and said substrate."

Thus, Applicants submit that the rejection of dependent claims 3 and 10 (which is applicable to independent claims 1 and 8 after the limitations of claims 3 and 10 have been incorporated into claims 1 and 8) should be removed in that, as shown above, the features defined by independent claims 1 and 8 are not taught or suggested by the prior art of record. In

10/726,326

view of the foregoing, Applicants respectfully request that the Examiner reconsider and withdrawn this rejection as it applies to independent claims 1 and 8.

**D. The Rejection Based on Hellig and Sakurai**

Sakurai does not cure the deficiencies of Hellig discussed above in part because Sakurai does not disclose "silicide regions between portions of said sidewall spacers and said substrate" as defined by independent claims 1 and 8. As was done above, using Figure 16 of Sakurai as illustrative, silicide regions 7a and 7b are formed at the bottom of contacts 13 and are not formed between the sidewall spacers 9 and the substrate 2. Silicide regions 107b are also not formed below the spacers 9 as explained in paragraph 86 of Sakurai. More specifically, paragraph 86 of Sakurai explains that the silicide layer 107b is formed on the whole surface of the heavily doped diffusion region 4b which is not covered with side wall insulating layer 9 and isolating oxide film 3. Thus, in Sakurai, the silicide regions 107b form on areas outside those protected by the spacers 9 and is not formed below the spacers and between portions of the sidewall spacers and substrate as defined by independent claims 1 and 8. Therefore, the fact that Sakurai uses silicide regions 107b for one transistor and does not utilize such silicide regions for another transistor is irrelevant to the claimed invention, as the claimed invention is referring to different silicide regions and more particularly to silicide regions that are between portions of the sidewall spacers and the substrate.

Therefore, even if one ordinarily skilled in the art had combined Hellig with Sakurai as suggest in the Office Action, the proposed combination would not teach or suggest the claimed structure where the "silicide regions are larger in said first-type transistors than in said second-type transistors" as defined by independent claims 1 and 8 especially since the silicide regions comprise "regions between portions of said sidewall spacers and said substrate."

Thus, Applicants submit that the rejection of dependent claims 3 and 10 (which is applicable to independent claims 1 and 8 after the limitations of claims 3 and 10 have been incorporated into claims 1 and 8) should be removed in that, as shown above, the features

10/726,326

defined by independent claims 1 and 8 are not taught or suggested by the prior art of record. In view of the foregoing, Applicants respectfully request that the Examiner reconsider and withdrawn this rejection as it applies to independent claims 1 and 8.

## II. Formal Matters and Conclusion

In view of the foregoing, Applicants submit that claims 1, 2, 4-9, 11-14 and 29-33, all the claims presently pending in the application, are patentably distinct from the prior art of record and are in condition for allowance. The Examiner is respectfully requested to pass the above application to issue at the earliest possible time.


Should the Examiner find the application to be other than in condition for allowance, the Examiner is requested to contact the undersigned at the local telephone number listed below to discuss any other changes deemed necessary.

Please charge any deficiencies and credit any overpayments to Attorney's Deposit Account Number 09-0458.

Respectfully submitted,

Dated: 11/16/04

McGinn & Gibb, PLLC  
2568-A Riva Road  
Suite 304  
Annapolis, MD 21401  
(410) 573-1545  
Customer Number: 29154

  
Frederick W. Gibb, III  
Registration No. 37,629